EXAMINER

Sheet 1 of 3 **FORM PTO - 1449** ATTORNEY DOCKET NO.: ASC-049C1 INFORMATION DISCLOSURE STATEMENT APPLICANT: Fitzgerald 10/774.890 FEB 1 7 2006 SERIAL NO.: FILING DATE: February 9, 2004 GROUP: 2818 **U.S. PATENT DOCUMENTS** EXAM. NAME DOCUMENT DATE **CLASS** SUB FILING DATE IF INIT. NUMBER **CLASS** APPROPRIATE A191 5,091,767 02/25/1992 Bean et al. 5,571,373 11/05/1996 Krishna et al. A192 A193 5,633,202 05/27/1997 Brigham et al. A194 5,710,450 01/20/1998 Chau et al. 5,976,939 11/02/1999 Thompson et al. A195 6,876,053 A196 04/05/2005 Ma et al. OTHER ART, JOURNAL ARTICLES, ETC. EXAM. OTHER DOCUMENTS: (Including Author, Title, Date, Relevant Pages, Place of Publication) INIT. C135 Abstreiter et al., "Silicon/Germanium Strained Layer Superlattices," Journal of Crystal Growth, 95:431-438 (1989). C136 Auberton-Hervé et al., "SMART-CUT®: The Basic Fabrication Process for UNIBOND® SO1 Wafers," IEICE Transactions on Electronics, E80-C(3):358-363 (1997). C137 Cao et al., "0.18-µm Fully-Depleted Silicon-on -Insulator MOSFET's," IEEE Electron Device Letters, 18(6):251-253 (1997). C138 Chau et al., "Advanced CMOS Transistors in the Nanotechnology Era for High-Performance, Low-Power Logic Applications", pp. 26-30 (2004). C139 Eichinger et al., "Characterization of MBE Growth SiGe Superlattices with SIMS and RBS, Proceedings of the First International Symposium on Silicon Molecular Beam Epitaxy, 85(7):367-375 (1985). C140 Fair, "Concentration Profiles of Diffused Dopants in Silicon," Impurity Doping Processes in Silicon, Chapt. 7, pp. 318-442 (1981). C141 Fair, "Quantified Conditions for Emitter-Misfit Dislocation Formation in Silicon," Journal of the Electrochemical Society, 125(6):923-926 (1978). C142 Fathy et al., "Formation of epitaxial layers of Ge on Si substrates by Ge implantation and oxidation"," Appl. Phys. Lett., 51(17):1337-1339 (1987). C143 Ghani et al., "Effect of oxygen on minority-carrier lifetime and recombination currents in Si_{1-x} Ge_x heterostructure devices", Appl. Phys. Lett., 58(12):1317-1319 (1991).

DATE CONSIDERED

DORESS MAIL MAILING LABEL NO. EV749840251

FORM PTO - 1449			ATTORNEY DOCKET NO.: ASC-049C1		
INFORMATION DISCLOSURE STATEMENT			APPLICANT: Fitzgerald		
			SERIAL NO.: 10/774,890		
			FILING DATE: February 9, 2004 GROUP: 2818		
		OTHER ART, JOUR	NAL ARTICLES, ETC.		
EXAM. INIT.	OTHER DOCUMENTS: (Including Author, Title, Date, Relevant Pages, Place of Publication)				
	C144	Gibbons et al., "Limited reaction proces (1985).	ssing: Silicon epitaxy", Appl. Phys. Lett., 47(7):721-723		
	C145	Godbey et al., "A Si _{0.7} Ge _{0.3} Strained Lay SOI", <u>IEEE SOS/SOI Tech. Conf. Proc.</u> ,	er Etch Stop for the Generation of Bond and Etch Back p. 143-144 (1989).		
	C146	C146 Gronet et al., "Growth of GeSi/Si strained-layer superlattices using limited reaction processing" Appl. Phys., 61(6):2407-2409 (1987).			
	C147 Hobart et al., "Ultra-Cut: A Simple Technique for the Fabrication of SOI Substrates with Thin (<5 nm) Silicon Films," Proceedings 1998 IEEE International SOI Conference, pp. 14 (1998).				
	C148	ion Density of MBE-Grown Si _{1-x} Ge _x Layers on (100) Si by Films, 183:157-164 (1989).			
	C149	Huang et al., "SiGe-on-insulator prepared by wafer bonding and layer transfer for high- performance field-effect transistors", <u>Appl. Phys. Lett.</u> , 78(9):1267-1269 (2001).			
	C150	Hull et al., "Structural Studies of GeSi/Si Heterostructures", <u>Proceedings of the First International Symposium on Silicon Molecular Beam Epitaxy</u> , 85(7): 376-384 (1985).			
	C151	Ismail, et al., "Extremely high electron Appl. Phys. Lett., 66(9):1077-1079 (1995	mobility in Si/SiGe modulation-doped heterostructures",).		
	 C152 Ismail, et al., "Gated Hall effect measurements in high-mobility n-type Si/SiGe modulation-dop heterostructures", Appl. Phys. Lett., 66(7):842-844 (1995) C153 Ismail, et al., "Identification of a Mobility-Limiting Scattering Mechanism in Modulation-Doped Si/SiGe Heterostructures", Physical Review Letters, 73(25):3447-3452 (1994). 				
	C154	 Kasper, "Growth and Properties of Si/SiGe Superlattices", Surface Science, 174:630-639 (1986). Maleville et al., "Physical Phenomena Involved in the Smart-Cut® Process", Electrochemical Society Proceedings, 96(3):34-46 (1996). Mistry et al., "Delaying Forever: Uniaxial Strained Silicon Transistors in a 90nm CMOS Technology," Symposium on VLSI Technology Digest of Technical Papers, pp. 50-51 (2004). Monroe et al., "Comparison of mobility-limiting mechanisms in high-mobility Si_{1-x}Ge_x heterostructures", <u>I. Vac. Sci. Technol. B</u>, 11(4):1731-1737 (1993). 			
	C155				
	C156				
	C157				
	C158	Noble et al., "Reduction in misfit dislocation density by the selective growth of Si _{1-x} Ge _x /Si in small areas", Appl. Phys. Lett., 56(1):51-53 (1990).			
EXAMINER			DATE CONSIDERED		

EXPRESS MAIL MAILING LABEL 10 EV749840251US 2/17/06

· Sheet 3 of 3

FORM PTO - 1449			ATTORNEY DOCKET NO.: ASC-049C1		
INFORMATION DISCLOSURE STATEMENT			APPLICANT: Fitzgerald		
			SERIAL NO.: 10/774,890		
			FILING DATE: February 9, 2004 GROUP: 2818		
	OTHER ART, JOURNAL ARTICLES, ETC.				
EXAM. INIT.	1 (11 HGR 110 C11MENTS: (Including Author Title Date Delevant Dages Disco of Dublication)				
	C159	Schäffler et al., "Letter to the Editor, Hig the relaxed SiGe buffer layer", <u>Semicono</u>	th-electron-mobility Si/SiGe heterostructures: influence of d. Sci. Technol., 7:260-266(1992).		
	C160	•	ent in <i>p</i> -type metal-oxide-semiconductor field-effect <u>Appl. Phys. Lett.</u> , 85(25):6188-6190 (2004).		
·	C161	Subbanna et al., "How SiGe Evolved int IEEE International Solid-State Circuits C	o a Manufacturable Semiconductor Production Process", Conference, pp. 56, 67, 446 (1999).		
	C162 Sugiyama et al., "Formation of strained-silicon layer on thin relaxed-SiGe/SiO ₂ /Si structure u SIMOX technology," <u>Thin Solid Films</u> , 369:199-202 (2000).				
	C163	Taraschi et al, "Relaxed SiGe on Insulator Fabricated via Wafer Bonding and Layer Transfer: Etch-Back and Smart-Cut Alternatives," <u>Electrochemical Society Proceedings</u> , 2001(3):27-32 (2001).			
	C164	Taraschi et al, "Relaxed SiGe-on-insulator fabricated via water bonding and etch back," <u>I. Vac. Sci. Technol. B</u> , 20(2):725-727 (2002).			
	C165	Taraschi et al., "Strained-Si-on-Insulator Obstacles and Solutions," <u>Mat. Res. Soc.</u>	(SSOI) and SiGe-on-Insulator (SGOI): Fabrication Symp. Proc., 745:105-110 (2003).		
		1.11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	•		
		·			
			100 Telescope		
EXAMIN	ER		DATE CONSIDERED		

OIPEWAR

AUG ? 1 2008

BORM PTO - 1449 ATTY DOCKET NO.: ASC-049C1 APPLICANT: Fitzgerald SECOND SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT SERIAL NO.: 10/774,890 February 9, 2004 FILING DATE: **EXAMINER:** Tran, Mai Huong C. GROUP: 2818 **U.S. PATENT DOCUMENTS** EXAM. DOCUMENT **CLASS** SUB FILING DATE IF NAME INIT. NUMBER **CLASS** APPROPRIATE OTHER ART, JOURNAL ARTICLES, ETC. EXAM. OTHER DOCUMENTS: (Including Author, Title, Date, Relevant Pages, Place of Publication) INIT. Kubota M., et al. "New SOI CMOS Process with Selective Oxidation," IEEE IEDM TECH. DIG., pp. 814-816, (1986). Ming et al., "Interfacial roughness scaling and strain in lattice mismatched Si_{0.4} Ge_{0.6} thin films on Si" Applied Physics Letters, Vol. 67, No. 5, July 31, 1995, pp. 629-631. Ming et al., "Microscopic structure of interfaces in Si₁-xGe_x/Si heterostructures and superlattices studied by x-ray scattering and fluorescence yield," Physical Review B, Vol. 47, No. 24, pp. 373-81, June 15, 1993. C169 Nishi et al. "Handbook of Semiconductor Manufacturing Technology," Marcel Dekker AG, New York, NY, 2000, pp. 1-22 C170 O'Neill, et al., "Deep Submicron CMOS Based on Silicon Germanium Technology," Fellow, IEEE Transactions on Electron Devices, Vol. 43, No. 6, June 1996 pp. 911-918. C171 Sugii, et al., "Role of Si_{1-x}Ge_x buffer layer on mobility enhancement in a strained-Si channel metal-oxidesemiconductor field-effect transistor," Central Research Laboratory, Hitachi Ltd. 1-280 Higashi-Koigakuboj, Kokubunji-shi, Tokyo 185-8601 Japan, pp. 2948-2950. C172 Vossen et al. "Thin Film Processes II" Academic Press Inc., San Diego, CA, 1991, pp. 370-442. C173 Wolfe et al. "Silicon Processing for the VLSI Era, Volume 1; Process Technology," Lattice Press 1986, pp.

DATE CONSIDERED

EXAMINER

124-160.